

M48Z09 M48Z19

CMOS 8K x 8 ZEROPOWER SRAM

- **INTEGRATED ULTRA LOW POWER SRAM,** POWER-FAIL CONTROL CIRCUIT and **BATTERY**
- **UNLIMITED WRITE CYCLES**
- **READ CYCLE TIME EQUALS WRITE CYCLE** TIME
- **AUTOMATIC POWER-FAIL CHIP DESELECT and** WRITE PROTECTION
- **POWER-FAIL INTERRUPT**
- **CHOICE of TWO WRITE PROTECT** VOLTAGES:
	- $-$ M48Z09: 4.5V ≤ V_{PFD} ≤ 4.75V
	- $-$ M48Z19: 4.2V ≤ VPFD ≤ 4.5V
- **SELF CONTAINED BATTERY in the CAPHAT** DIP PACKAGE
- 11 YEARS of DATA RETENTION in the ABSENCE of POWER
- **PIN and FUNCTION COMPATIBLE with the** MK48Z09, 19 and JEDEC STANDARD 8K x 8 SRAMs

DESCRIPTION

The M48Z09,19ZEROPOWER[®] RAM is an 8K x 8 non-volatile static RAM which is pin and function compatible with the MK48Z09,19.

A special 28 pin 600mil DIP CAPHAT™ package houses the M48Z09,19 silicon with a long life lithium button cell to form a highly integrated battery backed-up memory solution.

Table 1. Signal Names

THUNIN 28 1 PCDIP28 (PC) Battery CAPHAT

Figure 1. Logic Diagram

November 1994 1/13

Symbol	Parameter	Value	Unit
ТA	Ambient Operating Temperature	0 to 70	$^{\circ}C$
$\mathsf{T}_{\textsf{STG}}$	Storage Temperature (V _{CC} Off)	-40 to 85	$^{\circ}C$
V _{IO}	Input or Output Voltages	-0.3 to 7	V
$V_{\rm CC}$	Supply Voltage	-0.3 to 7	V
Ιo	Output Current	20	mA
P_D	Power Dissipation		W

Table 2. Absolute Maximum Ratings

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.

CAUTION: Negative undershoots below –0.3 volts are not allowed on any pin while in the Battery Back-up mode.

Table 3. Operating Modes

Note: $X = V_{\text{III}}$ or V_{II}

Figure 2A. DIP Pin Connections

DESCRIPTION (cont'd)

The M48Z09,19 button cell has sufficient capacity and storage life to maintain data for an accumulated time period of at least 11 years in the absence of power over the operating temperature range.

The M48Z09,19 is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The M48Z09,19 also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below approximately3V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Figure 3. Block Diagram

READ MODE

The M48Z09,19 is in the Read Mode whenever \overline{W} (Write Enable) is high, $\overline{E1}$ (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. The device architecture allows ripple- through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 Address Inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within t_{AVQV} (Address Access Time) after the last address input signal is stable, providing that the $\overline{E1}$, E2, and \overline{G} access times are also satisfied. If the $E1$, E2 and \overline{G} access times are not met, valid data will be available after the latter of the Chip Enable Access Times (t_{F11QV} or t_{E2HQV}) or Output Enable Access Time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by $\overline{E1}$, E2 and \overline{G} . If the outputs are activated before tAVQV, the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while $\overline{E1}$, $E2$ and \overline{G} remain active, output data will remain valid for t_{AXQX} (Output Data Hold Time) but will go indeterminate until the next Address Access.

AC MEASUREMENT CONDITIONS

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit

Table 4. Capacitance⁽¹⁾ $(T_A = 25 \text{ °C})$

Notes: 1. Effective capacitance calculated from the equation C = l∆t/∆V with ∆V = 3V and power supply at 5V.
2. Outputs deselected

Table 5. DC Characteristics $(T_A = 0 \text{ to } 70^{\circ} \text{C}; V_{CC} = 4.75 \text{V}$ to 5.5V or 4.5V to 5.5V)

Note: 1. The $\overline{\text{INT}}$ pin is Open Drain.

Note: 1. All voltages referenced to Vss.

Symbol	Parameter	Min	Max	Unit
t _{PD}	$\overline{E1}$ or \overline{W} at V_{IH} or E2 at V_{IL} before Power Down	0		μs
t_F ⁽¹⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μs
t_{FB} ⁽²⁾	VPFD (min) to Vso Vcc Fall Time	10		μs
t_{R}	V_{PFD} (min) to V_{PFD} (max) V_{CC} Rise Time	0		μs
t_{RB}	V_{SO} to V_{PFD} (min) V_{CC} Rise Time			μs
t _{REC}	E1 or W at V_{IH} or E2 at V_{IL} after Power Up			ms
t _{PFX}	INT Low to Auto Deselect	10	40	μs
$t_{\text{PFH}}^{(3)}$	V_{PFD} (max) to INT High		120	μs

Table 7. Power Down/Up Mode AC Characteristics ($T_A = 0$ to 70 $^{\circ}$ C)

Notes: 1. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200 µs after

V_{CC} passes V_{PFD} (min).
2. <u>V_{PFD}</u> (min) to V_{SO} fall time of less than t_{FB} may cause corruption of RAM data.

3. INT may go high anytime after V_{CC} exceeds V_{PFD} (min) and is guaranteed to go high t_{PFH} after V_{CC} exceeds V_{PFD} (max).

Note: Inputs may or may not be recognized at this time. Caution should be taken to keep $\overline{E1}$ high or E2 low as V_{CC} rises past V_{PFD}(min). Some systems may performs inadvertent write cycles after Vcc rises above VPFD(min) but before normal system operations begins. Even though a power on reset is being applied to the processor a reset condition may not occur until after the system clock is running.

Notes: 1. C_L= 100pF (see Figure 4).
2. C_L= 30pF (see Figure 4)

Figure 6. Read Mode AC Waveforms

Table 9. Write Mode AC Characteristics $(T_A = 0 \text{ to } 70^{\circ} \text{C}; V_{CC} = 4.75 \text{V}$ to 5.5V or 4.5V to 5.5V)

Notes: 1. C_L= 30pF (see Figure 4).
2. If E1 goes low or E2 high simultaneously with W going low, the outputs remain in the high impedance state.

Figure 7. Write Enable Controlled, Write AC Waveforms

Figure 8. Chip Enable Controlled, Write AC Waveforms

WRITE MODE

The M48Z09,19 is in the Write Mode whenever \overline{W} , $\overline{E1}$, and E2 are active. The start of a write is referenced from the latter occurring falling edge of \overline{W} or $\overline{E1}$, or the rising edge of E2. A write is terminated by the earlier rising edge of \overline{W} or $\overline{E1}$, or the falling edge of E2. The addresses must be held valid throughout the cycle. $\overline{E1}$ or \overline{W} must return high or E2 low for minimum of t_{E1HAX} or t_{E2LAX} from Chip Enable or t_{WHAX} from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t_{DVMH} prior to the end of write and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on $\overline{E1}$ and \overline{G} and a high on E2, a low on \overline{W} will disable the outputs two α after \overline{W} falls.

DATA RETENTION MODE

With valid V_{CC} applied, the M48Z09,19 operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the $V_{PFD}(max)$, $V_{PFD}(min)$ window. All outputs become high impedance, and all inputs are treated as "don't care."

Note: A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below $V_{\text{PFD}}(min)$, the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F. The M48Z09,19 may respond to transient noise spikes on VCC that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When Vcc drops below Vso, the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48Z09,19 for an accumulated period of at least 10 years when V_{CC} is less than V_{SO}. As system power returns and Vcc rises above Vso, the battery is disconnected, and the power supply is switched to external V_{CC} . Write protection continues until V_{CC} reaches $V_{\text{PFD}}(min)$. $\overline{E1}$ should be kept high or E2 low as V_{CC} rises past $V_{\text{PFD}}(min)$ to prevent inadvertent write cycles prior to processor stabilization. Normal RAM operation can resume t_{REC} after V_{CC} exceeds VPFD(max).

POWER FAIL INTERRUPT PIN

The M48Z09,19 continuously monitors V_{CC} . When V_{CC} falls to the power-fail detect trip point, an interrupt is immediately generated. An internal clock provides a delay of between 10µs and 40µs before automatically deselecting the M48Z09,19. The INT pin is an open drain output and requires an external pull up resistor, even if the interrupt output function is not being used.

SYSTEM BATTERY LIFE

The useful life of the battery in the M48Z09,19 is expected to ultimately come to an end for one of two reasons:eitherbecauseit hasbeendischarged while providing current to the RAM in the battery back-up mode, or because the effects of aging render the cell useless before it can actually be completely discharged. The two effects are virtually unrelated allowing discharge, or Capacity Consumption, and the effects of aging, or Storage Life, to be treated as two independentbut simultaneous mechanisms. The earlier occurring failure mechanism defines the battery system life of the M48Z09,19.

Cell Storage Life

Storage life is primarily a function of temperature. Figure 9 illustrates the approximate storage life of the M48Z09,19 battery over temperature. The results in Figure 9 are derived from temperature accelerated life test studies performed at SGS-THOMSON. For the purpose of the testing, a cell failure is defined as the inability of a cell stabilized at 25°C to produce a 2.4V closed circuit voltage across a 250 kΩ load resistor. The two lines, t_{1%} and $t_{50\%}$, represent different failure rate distributionsfor the cell's storagelife. At 70°C, forexample, the t_{1%} line indicates that an M48Z09,19 has a 1% chance of having a battery failure 28 years into its life while the $t_{50\%}$ shows the part has a 50% chance of failure at the 50 year mark. The t1% line represents the practical onset of wear out and can be considered the worst case Storage Life for the cell. The $t_{50\%}$ can be considered the normal or average life.

Calculating Storage Life

The following formula can be used to predict storage life:

1

{[(TA1/TT)/SL1]+[(TA2/TT)/SL2]+...+[(TAN/TT)/SLN]}

where,

- TA1, TA2, TAN = time at ambient temperature 1, 2, etc.
- $-$ TT = total time = TA1+TA2+...+TAN
- $-$ SL1, SL2, SLN = storage life at temperature 1, 2, etc.

For examplean M48Z09,19isexposedto temperatures of 55°C or less for 8322 hrs/yr, and temperatures greater than 60°C but less than 70°C for the remaining 438 hrs/yr. Reading predicted $t_{1%}$ values from Figure 9,

- $-$ SL1 \cong 200 yrs, SL2 = 28 yrs
- $-$ TT = 8760 hrs/yr
- TA1 = 8322 hrs/yr, TA2 = 438 hrs/yr

Predicted storage life ≥

1 {[(8322/8760)/200]+[(431/8760)/28]}

or 154 years.

As can be seen from these calculations and the results, the expected life time of the M48Z09, 19 should exceed most system requirements.

Estimated System Life

Since either storage life or capacity consumption can end the battery's life, the system life is marked by which ever occurs first.

Reference for System Life

Each M48Z09,19 is marked with a nine digit manufacturingdate code in the form of H99XXYYZZ. For example, H995B9431 is:

H = fabricated in Carrollton, TX

- 9 = assembled in Muar, Malaysia,
- 9 = tested in Muar, Malaysia,

5B = lot designator,

9431 = assembled in the year 1994, work week 31.

SGS-THOMSON

Figure 9. Predicted Battery Storage Life versus Temperature

ORDERING INFORMATION SCHEME

For a list of available options (Supply Voltage, Speed, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

PCDIP28 - 28 pin Plastic DIP, battery CAPHAT

PCDIP28

 \overline{SI}

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other ri in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are notauthorized for use as critical components written approval of SGS-THOMSON Microelectronics.

1994 SGS-THOMSON Microelectronics - All Rights Reserved

ZEROPOWE R is a registered trademark of SGS-THOMSON Microelectronics

™ CAPHAT and BYTEWIDE are trademarks of SGS-THOMSON Microelectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

